

MS-7212 Ver:0A

CPU:

AMD 939 Athlon 64/Athlon 64 FX

System Chipset:

NVIDIA CRUSH 51G

NVIDIA MCP 51

On Board Chipset:

LPC Super I/O -- W83627EHF REV:D

LAN -- REALTEK 8110S / 8100C

AC97 Codec --ALC655

BIOS --LPC FLASH ROM 4M

Main Memory:

DDR1 * 2 (Max 2GB)

Expansion Slots:

PCI-E 16X * 1


PCI 2.2 Slot * 3

PWM:

Controller--Intersil ISL6566CR with Driver inside

Title	Page
Cover Sheet	1
Block Diagram	2
GPIO SPEC	3
AMD 939	4~6
System Memory / DDR Terminations	7
C51-G	8~10
MCP51	11~14
PCI-Express X 16 PORT	15
LAN 8110S / 8100C & PARALLAL PORT	16
PCI Slot 1 & 2 & 3	17
AC97 Audio - ALC655	18
W83627EHF LPC I/O / BIOS	19
USB Connectors	20
K8 PWM ISL6566CRZ	21
MS-6 ACPI Controller & MS-6+	22
KB/MS/LPT/COM	23
ATA 66/100/133 Connectors	24
ATX Connector / Front Panel	25
FAN / CPU Sensor	26
VGA	27
POWER OK MAP	28
RESET MAP	29
POWER MAP	30
MANUAL PARTS	31
HISTORY	32

BLOCK DIAGRAM



MS-7212 GPIO FUNCTION




MCP51 GPIO FUNCTION


NAME	Function Description	PAGE
GPIO_1	F_PANEL RESET GPIO(FOR LENOVO SPEC)	12
GPIO_2	BIOS WRITE PROTECT(FOR LENOVO SPEC)	12
GPIO_3	BIOS_TBL#(FOR LENOVO SPEC)	12
GPIO_4	RESERVE(NC)	12
GPIO_5	RESERVE(NC)	12
GPIO_6	FOR LENOVO USB SWITCH(FOR LENOVO SPEC)	12
GPIO_7	FOR LENOVO USB SWITCH(FOR LENOVO SPEC)	12
GPIO_8	RESERVE GPIO(RSV1)(FOR LENOVO SPEC)	12
GPIO_9	RESERVE GPIO(RSV2)(FOR LENOVO SPEC)	12
GPIO_10	RESERVE(NC)	12
GPSBL/GP11	FOR LENOVO SUSPEND LED CONTROL(FOR LENOVO SPEC)	12
GP55	FOR LENOVO POWER LED CONTROL(FOR LENOVO SPEC)	12
GPIO_13	NC	12
GPIO_14	NC	12
GPIO_15	NC	12
GPIO_16	NC	12
THERMTRIP*/GPIO	CPU THERMTRIP	12
FANRPM/GPIO	THRM#	12
SATA_LED*/GPIO	SATA_LED	13




SIO GPIO FUNCTION



NAME	Function Description	PAGE
GP10	NC	19
GP11	POWER LED CONTROL(FOR LENOVO SPEC)	19
GP12	NC	19
GP13	NC	19
GP14	NC	19
GP16	NC	19
GP17	NC	19
GP32	NC	19
GP33	NC	19
GP44	NC	19
GP45	NC	19
GP53/PSON#	PS_ON# (ATX_PWR_ON#)	19
GP55	SUSPEND LED CONTROL(FOR LENOVO SPEC)	19
GP56/PSIN	PSIN (FP_RST#)	19
GP57/PSOUT#	PWRBTN#	19
GP60/RIA#	RIA#	19
GP52/SUSB#	SLP_S3#	19
GP50	GP50(EN_VRM10)	19



VDD_VTT_SUS_CPU is connected to the VDD_VTT_SUS power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.



































IDSEL = AD24
MASTER = PC14REQ*
PCI_INTD*
PCICLK3


11,17 C_BE#3[3..0] << C_BE#3[0]
 11,17 AD31[3..0] << AD31[0]

8100C : 0.1uF
 8110S : 0.01uF
 C11-1032023-W08






Place close to LAN-chip.

1- MDIO+ & MDIO- pairs should be
 100-ohm differential impedance.
 Route equal length and
 asymmetrically. Separate every
 pairs.



Reserved for EMI.






	DVDD	DVDDA	AVDDL	AVDDH	V-12P
8100C	2.5V	2.5V	3.3V	X	2.5V
8110S	1.8V	1.8V	2.5V	3.3V	X
8110SB	1.2V	1.2V	2.5V	3.3V	3.3V

Giga-Lan	10/100-Lan
N58-22F0081-842	N58-22F0061-842
N58-22F0061-F02	N58-22F0061-F02
Link Yellow	Link Yellow
Active Blinking	Active Blinking
1000 Orange	100 Green
100 Green	10 None
10 None	10 None
19 Yellow	19 Yellow
20 Yellow	20 Yellow
21 Orange	21 Orange
22 Green	22 Green

PCI SLOT 1

PCI SLOT 2




PCI SLOT 3



IDSEL = AD21
MASTER = PCI1REQ*
PCI_INT* A B C D
PCICLK0

IDSEL = AD22
MASTER = PCI2REQ*
PCI_INT* B C D A
PCICLK1

IDSEL = AD23
MASTER = PCI3REQ*
PCI_INT* C D A B
PCICLK2





LPC SUPER I/O W83627EHF


Winbond APnote

Hardware Monitor



CPUFANOUT0 & SYSFANOUT are default PWM mode
CPUFANOUT1 & SYSFANOUT are default DC mode




POWER CIRCUIT FOR USB PORT 0,1,2,3



POWER CIRCUIT FOR USB PORT 4,5,6,7



REAR PANEL USB CONNECTOR FOR USB PORT 4,5




NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22

FRONT PANEL USB CONNECTOR FOR USB PORT 0,1


Reserved, can be taken off riser card within bead



NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22


REAR PANEL USB CONNECTOR FOR USB PORT 6,7



NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22


FRONT PANEL USB CONNECTOR FOR USB PORT 2,3





NEAR USB CONNECTOR

22 / 7.5 / 7.5 / 7.5 / 22 / 7.5 / 7.5 / 7.5 / 22


EMI TEST



5 4 3 2 1



ATX12V Power Connector




5 4 3 2 1


The schematic diagram illustrates the power management circuitry for the MS-7212 ACPI Controller. Key components and sections include:

- VCC1_2:** A 10A current limit section for the main power rail, featuring a sense resistor (R72) and a current sense amplifier (U12).
- 5VDUAL1, 5VDUAL2:** Dual 5V power planes with MOSFETs (Q10, Q11) and current sense amplifiers (U13, U14).
- VCC1_2HT:** A high-temperature 1.2V power plane with MOSFET (Q12) and current sense amplifier (U15).
- 3VDUAL:** A 3V power plane with MOSFET (Q13) and current sense amplifier (U16).
- 1_2VDUAL:** A 1.2V power plane with MOSFET (Q14) and current sense amplifier (U17).
- VCC1_5:** A 1.5V power plane with MOSFET (Q15) and current sense amplifier (U18).
- VCC2_5:** A 2.5V power plane with MOSFET (Q16) and current sense amplifier (U19).
- DDR VTT Power:** A section for DDR memory power, including a MOSFET (Q17) and current sense amplifier (U20).
- ACPI Controller:** The central MS-7212 controller, shown in a detailed pinout view, interfacing with various sensors and actuators.


The diagram also includes a detailed pinout for the MS-7212 controller, showing connections to various sensors and actuators.

 MSI <i>Look to the Future</i>		MICRO-START INT'L CO.,LTD.	
Title MS-6 ACPI Controller			
Size C	Document Number MS-7212		Rev 0A
Date: Thursday, August 04, 2005		Sheet 22	of 32



KB/MS/LPT/COM Port





PARALLAL PORT



SERIAL PORT 1




SERIAL PORT 2




ATA 33/66/100 Connector


PRIMARY IDE BLOCK




SECONDARY IDE BLOCK



Optics Orientation Holes





Mounting Holes




Simulation




ATX connector / Front Panel



POWER BUTTON





BUZZER




ATX Connector


For LENOVO LAN Wake up function



FAN CONTROL



EMI




GND
 THERMIDA_CPU
 THERMIDC_CPU
 GND


Trace Length less
 then 4000mil
 Trace Width 8mil
 Space to self 8mil
 Space to other
 8mil

PCB Layout Guide


close VGA connector



PWROK MAP



RESET MAP



POWER MAP

ATHLON 64		
0.8V - 1.55V Core	-	95A
VLDT 1.2V	-	0.5A

CRUSH 51G		
+1.2V REGULATOR	-	10A
+1.2V_HT REGULATOR	-	850mA
+2.5V REGULATOR	-	500 mA

MCP51		
+1.2V REGULATOR	-	TBD A
+1.5V REGULATOR	-	1 A
+3.3V DUAL	-	TBD A
RTC (G3)	-	5uA
5V	-	TBD A
1.2V DUAL	-	200 mA

FWH		
+3.3V (S0,S1)	-	107mA

ISL6565		
VCCP VRM 10.1		
0.8375V-1.6000V 95A		
3-Phase Switch		

W83310DS		
VTT_DDR		
0.9V Linear		1.5A

MS7 Regulator		
V_FSB_VTT		
1.2V Linear		5.0A
V_1P5_CORE		
1.5V (S0,S1)		14A
Linear		
V_2P5_MCH		
2.5V Linear		100mA
VCC3_SB		
3.3V Linear		1.5A
5VDUAL1,2		
5V Linear		22mA

MS6+ Regulator		
VCC_DDR		
1.8V Switch		20A
Linear (S3)		425mA

3V
Battery

+12V	+5V	+3.3V	+5VSB
ATX POWER			






DDR DIMM & TERMINATOR		
0.9V VTT_DDR	-	1.2A
1.8V VCC_DDR (S0,S1)	-	9.4A
1.8V VCC_DDR (S3)	-	400mA

PCI Express x16 slot		
+12V	-	5.5 A
+3.3Vaux (wake)	-	375mA
+3.3Vaux (no wake)	-	20mA
+3.3V	-	3.0A

PCI slot x3		
+3.3Vaux (wake)	-	375mA
+3.3Vaux (no wake)	-	20mA
+3.3V	-	7.6A
+5V	-	5.0A
+12V	-	0.5A

USB		
+5V (S0,S1)	-	4.0A
+5V (S3)	-	20mA

PS2		
+5V (S0,S1)	-	345mA
+5V (S3)	-	2.0mA



LEGEND SPEC:

CLR_CMOS1(23)

X_JUMPER-1X2A_green-1

JBAT1 Clear CMOS	
1 - 2	Clear CMOS
2 - 3	Normal *

LEGEND SPEC:

BIOS_WP(1)

X_JUMPER-1X2A_green

BIOS WRITE PROTECT

LEGEND SPEC:

F_AUDIO(3-6)

JUMPER-2X2_green

LEGEND AUDIO

LEGEND SPEC:

CLR_CMOS2(2)

X_JUMPER-1X2A_green-1

JBAT1 Clear CMOS	
1 - 2	Clear CMOS
1	Normal *
2	Normal *

LEGEND SPEC:

RSV1(1)

X_JUMPER-1X2A_black


RSV1 PROTECT

LEGEND SPEC:

RSV2(1)

X_JUMPER-1X2A_black

RSV2 PROTECT

 MICRO-START INT'L CO.,LTD.	
Title	
HISTORY	
Size C	Document Number MS-7212
	Rev 0A
Date:	Thursday, August 04, 2006
Sheet	32 of 32